Mod-3 counter X05944


Statement
 

pdf   zip   verilog

main.dvi
background image

Jutge.org

The Virtual Learning Environment for Computer Programming

Mod-3 counter

X05944 en

Design a circuit that implements a mod-3 counter, i.e., it outputs the sequence 0

1

2

0

1

2

→ · · ·

.

The top module must be called

mod3 counter

.

module

mod3 counter(countclkrst );

input

clk rst ;

output

[1:0] count;

Input

• clk is the clock signal.

• rst is the synchronous reset signal.

Output

• count is the 2-bit output of the counter.

Problem information

Author : Jordi Cortadella

Generation : 2013-07-17 16:32:17

© Jutge.org, 2006–2013.

http://www.jutge.org

Information
Author
Jordi Cortadella
Language
English
Official solutions
Unknown. This problem is being checked.
User solutions
Verilog