Majority of 5 inputs X72286


Statement
 

pdf   zip   verilog

html

Design a circuit that implements the 5-input majority function, that is, the output is 1 when there are more ones than zeros at the inputs.

Specification

module majority(a, b, c, d, e, maj); input a, b, c, d, e; output maj;

Input

  • a, b, c, d and e are the inputs.

Output

  • maj is the output implementing the majority function.
Information
Author
Jordi Cortadella
Language
English
Official solutions
Unknown. This problem is being checked.
User solutions
Verilog